A Design Methodology for Low Power CMOS Current Source by Sharma, Anuj
Lakehead University
Knowledge Commons,http://knowledgecommons.lakeheadu.ca
Electronic Theses and Dissertations Electronic Theses and Dissertations from 2009
2016




Downloaded from Lakehead University, KnowledgeCommons





Presented to Lakehead University
in Partial Fulfillment of the Requirement for the Degree of
Master of Science
in
Electrical and Computer Engineering
Thunder Bay, Ontario, Canada
August 2016
Abstract
A current reference circuit is a basic building block in analog, digital and mixed-signal design systems.
This work focuses on one type of integrated CMOS current reference circuit. This source only uses one
type of MOSFET transistor and is suitable to produce very low currents in the order of nano Amperes.
Despite being used in several works in the literature, there is no clear methodology to produce an optimal
design for this source. With the absence of a design methodology, process variability becomes critical in
affecting the performance of the current source. This variability issue is prominent in nanometer scaling
of the technology. This work addresses that problem by developing a methodology to achieve a design
with low area and low sensitivity to transistor mismatch.
Presented are the sensitivity and mismatch analysis, methodology, design example and results in addi-
tion to performance figures for a lesser sensitive circuit as compared with its traditional counterpart.
Future scope of research has also been included in this thesis.
i
Dedication
-To my Late Grandparents
ii
Acknowledgements
I am thankful to the following that helped me engineer this interesting work.
1. Dr. Carlos Christoffersen for continuously monitoring and guiding my way through to accomplish
this thesis.
2. I am thankful to Dr. Natarajan, Dr. Curiel, Dr. Rossi and Dr. Zhou for providing their inputs
as the reviewers of this work.
3. Thanks to Dr. Tayebi, Dr. Uddin and Dr. Alexandrov that were the part of this journey as course
instructors.
4. Thanks to all the members of the staff of Lakehead University, Lakehead University International,
and Lakehead University Residence.
5. This work is successful with the emotional support of my parents Mrs Neeta Rattan and Mr
Avinash Chander, Sister Swati Misra and Brother-in-law Ashish Misra, niece Ganya Misra, my
Uncle Sanjay Rattan and Aunt Alka Khindri Rattan and other members of my family and friends.
6. I would also thank with gratitude to Vipul Misra my friend and student of Masters of Science in
Computer Science, Lakehead University for providing me tips during the python script.
7. Thank you very much Yusaf Magsi for always supporting and motivating me.




List of Symbols iv
List of Figures vii
List of Tables ix
1 Introduction 1
1.1 Motivation and Objective . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.2 Thesis Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
2 Background 3
2.1 ACM Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
2.1.1 Weak inversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
2.1.2 Strong inversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
2.2 Simple Current Source . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
2.2.1 Basic Current Reference circuit . . . . . . . . . . . . . . . . . . . . . . . . 7
2.2.2 Widlar Current Source . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
2.2.3 Self-Biased Widlar Current Source . . . . . . . . . . . . . . . . . . . . . . 10
2.3 Layout Considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
2.4 Figures of Merit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
2.4.1 Sensitivity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
3 Literature Review 16
3.1 Oguey et al., 1997 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
iv
CONTENTS CONTENTS
3.2 Serra-Graells et al., 2003 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
3.3 Galeano et al., 2005 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
3.4 Rossi et al., 2007 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
3.5 Luong et al., 2014 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
4 Sensitivity and Mismatch Analysis 22
4.1 Notation and Equation Formulation . . . . . . . . . . . . . . . . . . . . . . . . . . 22
4.2 Mismatch Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
4.2.1 Sensitivity with respect to K . . . . . . . . . . . . . . . . . . . . . . . . . 24
4.2.2 Sensitivity with respect to M . . . . . . . . . . . . . . . . . . . . . . . . . 24
4.2.3 Sensitivity with respect to k1 . . . . . . . . . . . . . . . . . . . . . . . . . 25
4.2.4 Sensitivity with respect to R . . . . . . . . . . . . . . . . . . . . . . . . . . 25
4.2.5 Sensitivity with respect to sheet normalisation current . . . . . . . . . . . 25
4.2.6 Sensitivity with respect to threshold voltage mismatch between transistor
M1 and M2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
4.2.7 Sensitivity with respect to threshold voltage mismatch between Transistor
M3 and M4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
4.2.8 Sensitivity with respect to slope factor mismatch between M1 and M2 . . . 26
4.2.9 Sensitivity with respect to slope factor Mismatch of Transistor M3 and M4 27
4.3 Area Figure of Merit (AFM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
4.4 Exploration of Design Space . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
4.4.1 Effects of K . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
4.4.2 Effects of M . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
4.4.3 Effects of D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
4.5 Random Mismatches . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
4.6 Analysis of Previous Designs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
5 Proposed Design Methodology 36
5.1 Design Objective . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
5.2 Design Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
5.2.1 Sensitivity and Area Selection . . . . . . . . . . . . . . . . . . . . . . . . . 36
v
CONTENTS CONTENTS
5.2.2 Design of NMOS Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
5.2.3 PMOS Mirror Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
5.3 Design Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
5.3.1 Sensitivity and Area Selection . . . . . . . . . . . . . . . . . . . . . . . . . 38
5.3.2 Design of NMOS Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
5.3.3 PMOS Mirror Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
5.4 Design Verification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
6 Conclusion and Future Research Work 47
6.1 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
6.2 Future Research . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
A Python Code 49
Appendices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
A.1 Python Script to Plot Sensitivities respect to K, M , D . . . . . . . . . . . . . . . 49
A.2 Python Script to Plot Sensitivities and AFM . . . . . . . . . . . . . . . . . . . . . 53
vi
List of Figures
1.1 Current Reference Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
2.1 A NMOS with Four Terminals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
2.2 Output Characteristic of a Long-Channel N-MOSFET in Saturation . . . . . . . 5
2.3 Current Reference Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.4 Widlar Current Source . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
2.5 Self-Biased Reference (a)Determination of Operating Region and (b)Block Diagram 11
2.6 Self Biased Widlar Current Source . . . . . . . . . . . . . . . . . . . . . . . . . . 12
2.7 Representation of Schematic to Layout Procedure . . . . . . . . . . . . . . . . . . 13
3.1 Oguey Current Source . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
3.2 Current Reference Circuit of Serra-Graells et al. . . . . . . . . . . . . . . . . . . . 18
3.3 Asymmetric Current Reference Circuit of Galeano et al. . . . . . . . . . . . . . . . 19
4.1 Current Source Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
4.2 Effect of K on Sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
4.3 Effect of M on Sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
4.4 Effect of D on Sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
5.1 Current Source Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
5.2 Layout Plan . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
5.3 Series-Parallel Combination for M1 . . . . . . . . . . . . . . . . . . . . . . . . . . 39
5.4 Sensitivity Graph of this Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
5.5 Effect of D on Area Figure of Merit (AFM) . . . . . . . . . . . . . . . . . . . . . . 40
vii
LIST OF FIGURES LIST OF FIGURES
5.6 Layout Plan including M4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
5.7 Layout Plan for PMOS Mirror . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
5.8 Output Current as a Function of Supply Voltage . . . . . . . . . . . . . . . . . . . 45
viii
List of Tables
4.1 Parameter Comparison of Literature Review . . . . . . . . . . . . . . . . . . . . . 33
4.2 Inversion Level of N-MOSFET . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
4.3 Sensitivity Result Comparison of Literature Review . . . . . . . . . . . . . . . . . 33
4.4 Circuit Parameter Standard Deviation . . . . . . . . . . . . . . . . . . . . . . . . 35




5.1 Parameters used in this Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
5.2 Inversion Level Coefficients of N-MOSFET’s . . . . . . . . . . . . . . . . . . . . . 41
5.3 Sensitivity and AFM Values of Design Example . . . . . . . . . . . . . . . . . . . 42
5.4 Standard Deviation of Circuit Parameters . . . . . . . . . . . . . . . . . . . . . . 42
5.5 Multiplication of Circuit Parameters with Sensitivity
σ(if2)
if2
% . . . . . . . . . . . . 43
5.6 Design Characteristic Comparison . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
5.7 Design Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44




1.1 Motivation and Objective
Analog, digital, and mixed-signal systems require a fundamental building block known as current
reference circuit that provides biasing to the integrated circuits [1]. Integrated circuits incorpo-
rate current references extensively. For example, a current reference circuit [2] is used to bias
operational amplifiers. Another application of current reference circuit is in biasing voltage ref-
erence circuits required in the quantization step of analog to digital converters [3]. A reference
of such a kind has a well-defined dependence on temperature, little or no dependence (ideally)
on the supply voltage as shown in Figure 1.1.
Figure 1.1: Current Reference Overview
1
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Some current reference circuits require resistors or two types of transistors having different
threshold voltages to generate the output current. The current source [4] studied and analysed
in this thesis only requires standard CMOS transistors and is suitable for low voltage and low
power applications.
Process parameter variations and mismatch are unavoidable, and they have an effect in the
generated output current. A good design should not be very sensitive to mismatch and process
variations.
The objectives of this work are to study the effects of process parameter variations and device
mismatch in the current reference circuit proposed in [4] and to develop a design methodology
to minimize their effects.
1.2 Thesis Outline
In order to realize the objectives, background information has been furnished in Chapter 2.
Chapter 3, reviews previous works assisting the construction of an understanding of the unsolved
problem.
An extensive sensitivity and mismatch analysis is documented in Chapter 4. The solution to the
unaccounted problem comes by the development of a proposed design methodology presented in
Chapter 5 with a design example. The thesis ends with the discussion on the future scope of




This chapter covers the fundamental knowledge required to understand and design the transistor
based current source circuit. The chapter begins with an explanation of the Advanced Compact
MOSFET Model (ACM) [5] that is used in this thesis.
As the design decision relies on the layout, therefore layout considerations are discussed. The
chapter ends with definitions of figures of merit including sensitivity, line sensitivity and power
supply rejection ratio (PSRR).
2.1 ACM Model
Figure 2.1: A NMOS with Four Terminals
This section describes a continuously differentiable model that is consistent through all the
operational region of transistor [5] based on physical parameters. The transistor schematic is
shown in Figure 2.1. VG, VS and VD are the gate, source and drain voltages respectively. All of
3
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them are referred to bulk (B). The following equations are valid for a long channel N-MOSFET.
The drain current ID flowing through the MOSFET is quantified as:
ID = ISQS(if − ir), (2.1)
where if , ir are forward inversion level coefficient and reverse inversion level coefficient respec-
tively, S is the aspect ratio given as S=W
L
, where W is the width of the transistor and L is the








where n is subthreshold slope factor, µn is electron mobility, Cox is the oxide capacitance per unit
area and VT is thermal voltage given as
kT
q
with k being Boltzmann constant, T is temperature
and q is electronic charge.















where Vth is threshold voltage of transistor. F(i(f,r)) is defined as:
F(i(f,r)) = −2 +
√
1 + i(f,r) + ln(
√
1 + i(f,r) − 1). (2.6)
Subtracting Equation (2.3) from Equation (2.4) leads to the following equation:
F(if )−F(ir) =











1 + if −
√
1 + ir + ln
(√
1 + if − 1√
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1 + if − 1
)]
. (2.9)
Equation (2.9) defines the boundary between triode and saturation region in terms of inversion
level. ξ is chosen arbitrarily small as 0.01 to calculate the minimum drain-source saturation
voltage VDSsat required to keep the operation of MOSFET in active region for a given inversion
level. VDSsat for ξ=0.01 is obtained as:
VDSsat = VT (
√
1 + if + 3.6). (2.10)
If the transistor is working in saturation region then if becomes much higher than ir, hence ir
can be neglected. Therefore the current ID is expressed as:
ID ' SISQif . (2.11)
The value of inversion coefficient determines the region of operation of MOSFET [5]:
1. if <1
A lesser than 1 inversion level coefficient (if ) indicates weak inversion level.
2. 1 ≤ if ≤ 100
A range of inversion level coefficient (if ) from 1 to 100 indicates moderates inversion level.
3. if > 100
As soon as inversion level coefficient (if ) is greater than 100, strong inversion level condition
is obtained.
5
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Consistency of ACM model with standard MOSFET model is shown in next two subsections by
deriving the equations for both models in weak and strong inversion.
2.1.1 Weak inversion
In weak inversion the inversion coefficient if is small. The assumption of source voltage VS=0
helps in neglecting the body effect. The use of Taylor series approximation results in the following
expression:






From Equation (2.3) and (2.5), the following equation results:
VG − Vth
nVT






Solving Equation (2.13) for if






Now putting the Equation (2.14) of if in the Equation (2.11) of drain current results in the
following equation:








Thus a clear manifestation of exponential growth of drain current with the gate voltage in weak
inversion.
The weak inversion current equation for standard MOSFET model is represented as [6]:
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It is critical to note that VG=VGS since VS=0. This current equation is different from standard
MOSFET model equation by subthreshold slope factor n. The current equation for standard









It is important to note that standard MOSFET model and square-law model is one and same.
2.2 Simple Current Source
2.2.1 Basic Current Reference circuit
The generation of reference current in its very basic form is achieved by connecting a resistor R1
from supply voltage VDD to the gate of transistor M1 as shown in Figure 2.3.
7
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Figure 2.3: Current Reference Generation
The drain current of M1 is supplied by VDD through resistor R1 and this current through





where VDD is supply voltage, R1 is the input resistor and VG1 is gate voltage of transistor M1. As






The equation for gate voltage of transistor M1 solved using Equation (2.24) is quantified as:
VG1 = nVTF(if1) + Vth1. (2.25)
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Given the supply voltage, and the reference current IREF to be generated and desired inversion
level coefficient if1. Put all the values in Equation (2.26) to find the value of resistor R1. The
transistors are sized using Equation (2.11).
For current in both branches to be equal, M1 shall match M2. Reference current IREF will
vary with supply voltage due to the generation of current through resistor R1. This is a major
drawback of this circuit.
2.2.2 Widlar Current Source
Figure 2.4: Widlar Current Source
The explanation of Widlar current source in this section uses MOSFET transistors, however the
original work [7] is based on bipolar transistors. The inclusion of output resistor R2 in the Widlar
current source [6] of Figure 2.4, makes current output IOUT less dependent upon input current
IIN and supply voltage VDD.
The transistor M1 is working in saturation region (The input reference current should not be
very low) as its gate is shorted to the drain thus making it a diode connected transistor.
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where IOUT is the output current, F(if1) and F(if2) are function of inversion level of transistor
M1 and M2 respectively.
The design starts by calculating input resistor R1 from Equation (2.26). The output resistor is
calculated by choosing value of output current and inversion coefficients if1, if2. The transistors
are sized using Equation (2.11).
The disadvantage of such a circuit is that reference current is not fully supply independent as
any variation in supply voltage will cause variation in reference current. The solution to this
problem is presented in the Section 2.2.3.
2.2.3 Self-Biased Widlar Current Source
Self-biased structure [6] or bootstrapping as shown in Figure 2.5, reduces the power supply
sensitivity. Input current is not generated by the input resistor, rather it is made dependent
upon output current. Power supply sensitivity is greatly reduced if the feedback loop has a
stable operating point.
10
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Figure 2.5: Self-Biased Reference (a)Determination of Operating Region and (b)Block Diagram
As can be seen in part (a) of Figure 2.5 from the viewpoint of current mirror, output current
IOUT is directly related to input current IIN (A change in input current changes the output
current by same amount) but from the viewpoint of current source, output current IOUT is
weakly dependent on input current IIN (Output current does not change with the change in the
input current).
The gain of PMOS current mirror is assumed to be unity and hence increase in input current is
observed by the current mirror whenever output current increases. On the other hand, output
current of the current source is increased by the amount depending upon the gain of the current
source. The operating region is at the intersection of these two characteristics. In the desired
region of operation the gain of the loop is very minute as change in input current has little impact
on output current.
In stable operating point that is in desired region, gain is very small as output current IOUT is
less dependent on input current IIN . On the other side, gain at unstable operating point which is
undesired region is made greater than unity so that point of intersection at two characteristics is
away from origin. In practice, current in unstable operating point is in the range of pico-ampere
making it a stable operating point. Leakage currents and other effects reduces gain of current
11
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mirror at such low levels therefore making the gain less than unity causing the circuit to operate
in zero current state. So, a start-up circuit is required to make sure circuit do not operate in
zero current state when power supply is non-zero.
As shown in Figure 2.6, the input resistor R1 of Figure 2.4 is replaced by a PMOS current mirror
making the source a self biased structure giving an advantage of supply insensitive reference
current generation.
Figure 2.6: Self Biased Widlar Current Source
From Equation (2.28), the ratio of source voltage of transistor M2 to thermal voltage VT
(VS2
VT













The design starts by choosing a value of drain current in each branch and inversion coefficients
if1, if2. From the chosen values output resistor R2 is calculated using Equation(2.31). The
transistors are sized using Equation (2.11). A unity gain PMOS mirror is designed.
This source is supply independent due to the presence of PMOS current mirror. Still it posses
12
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a problem of large area for small reference current generation as resistor takes up large silicon
area during fabrication [4]. A resistorless current reference design was presented in [8].
2.3 Layout Considerations
Figure 2.7: Representation of Schematic to Layout Procedure
As shown in Figure 2.7 to fabricate a circuit, schematic is presented through layout. To minimize
the effects of mismatch several layout techniques are considered. Various factors considered to
counter the effect of random process variations are:
1. Mirror symmetry [6] where all transistors are mirror images of each other. This saves area
but introduces sensitivity to alignment shifts in an IC.
2. To overcome sensitivity to alignment shifts a translational symmetry [6] is considered. In
13
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this symmetry all transistors are copies of each other without rotation.
3. Another consideration is to split each transistor into two pieces. Such a symmetry is known
as translational and mirror symmetry [6].
Sensitivity to process gradient perpendicular to the line of symmetry is a disadvantage of
translational symmetry, translational and mirror symmetry.
4. Common centroid symmetry [6] is implemented to overcome the disadvantage of linear
process gradient.
5. Temperature gradient [9] is important for layout consideration.
6. Ion implantation [2] occurs alternatively at different angles during fabrication for ensuring
the creation of source and drain terminals. So implementation of dummy transistors sur-
rounding the design transistor is critical in order to achieve same threshold voltages as ion
implantation occurs from any angle.
These six factors are considered before finalising the design of a circuit.
2.4 Figures of Merit
2.4.1 Sensitivity
The simplest definition of sensitivity is the amount of change in a circuit characteristic occurring
due to change in circuit component parameter value(s) [6]. For example aspect ratios, threshold
voltages, current mirror gain varies. Device parameter variations from wafer to wafer, chip to chip
and device to device results from manufacturing variations. That means current in one sample
may deviate more or less from the desired value than in other sample. Random component
mismatches occur due to local variations occurring at the time of fabrication.















In the above mathematical formula of sensitivity, S is the sensitivity while x is changing param-
eter and y is the characteristic we wish to evaluate with the variation of x. In other words, it
14
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is the percentage change that independent variable x cause to dependent variable y. This ratio
is evaluated for minute variations by keeping the limit of change in ∆x → 0. For an example,
sensitivity value 2 with 1% change in x means that dependent variable y is changing by 2% due




Many current reference designs exist depending upon requirements of temperature compensation,
use of resistors, low power. References [10]–[15] are some examples. The articles reviewed in this
chapter deal with the history and sensitivity aspects of the considered current reference circuit
[4].
3.1 Oguey et al., 1997
Figure 3.1: Oguey Current Source
16
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The current source [4] presented here replaced a resistor with a MOSFET M4 working in triode
region as shown in Figure 3.1 for micropower applications for the first time. The authors pro-
posed the analysis of NMOS transistors in weak and strong inversion with circuit designed using
traditional MOSFET model. All P-MOSFET’s are designed to work in strong inversion.
Transistors M1 and M2 are working in weak inversion and the voltage at the source of transistor
M2 is given as:






where S1, S2, S5, S6 are aspect ratios of transistors M1, M2, M5, M6 respectively.
M4 is working in triode region and M3 works in saturation region with both of them biased in
strong inversion.
The current flowing into the branch of M3 is given as:
ID3 = IOUT =
1
2
µnCoxS3(VG3 − Vth)2. (3.2)
As gate and threshold voltages of M3 and M4 are same, the current flowing through transistor
M4 using Equation (3.2) is given as:








where K is S2S5
S1S6
and VT is thermal voltage. The Equation (3.3) results due to current mirror
relation between M3 and M4. All MOSFET current source is the key contribution of this paper.
17
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3.2 Serra-Graells et al., 2003
Figure 3.2: Current Reference Circuit of Serra-Graells et al.
The paper [16] presents a new MOSFET-only current reference circuit as shown in Figure 3.2.
Source of M2 generates a proportional to absolute temperature (PTAT) voltage. Except for M1-
M2 that is working in weak inversion saturation region and M4 that is in strong inversion triode
region, all other MOSFET’s are working in strong inversion saturation region. The researchers
replaced resistor with a self cascode MOSFET of M3-M4.
The generated source voltage VS2 ensures PTAT behaviour (due to the thermal behaviour of VT )
at the source of M2 given by the expression:










Variation in VS2 is dependent on the value of K. Less change of VS2 achieved with higher value
of K and the reverse is also true, therefore it is the major contributor of inaccuracy. Therefore
a higher value of K shall be chosen at the design stage. Sensitivity of the reference voltage with
18
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respect to K is analysed in this current reference circuit.
This work is significant because it presents the analysis to achieve a target precision in the
PTAT reference voltage (VS2). However, the accuracy of the output current is not considered
in the design methodology. Measured current is approximately 10% higher than the designed
value. Constraint in this work is that the analysis is done only for M3 and M4 working in strong
inversion.
3.3 Galeano et al., 2005
Figure 3.3: Asymmetric Current Reference Circuit of Galeano et al.
Galeano et al. [1] presented the design of a self biased current reference circuit with the design
methodology based on the concept of inversion level for ultra-low power applications. Two
topologies are presented in this paper. Figure 3.3 shows the asymmetric version of the circuit
as source of transistor M1 is grounded. PTAT voltage is derived by biasing MOSFET’s M1
and M2 in weak inversion and achieved output current is proportional to the specific current of
MOSFET. The transistors M3, M4 are working in moderate inversion to reduce sensitivity of
reference current with respect to reference voltage (VS2). Unity gain PMOS current mirrors are
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employed in this design.















The design procedure starts by assuming same current in all branches in the reference circuit.
According to Equation (3.5), sensitivity depends on S3
S4
and if4. It is shown in [1] that Equation
(3.5) decreases with if4. Therefore if4 should be greater than 3. if1 is arbitrarily selected to put
M1 in weak inversion, if2=
if1
K




1 + if4 − 2 + ln(
√
1 + if4 − 1). (3.6)
This method guarantees that if4 is greater than 3, ensuring a reasonable sensitivity. One disad-
vantage of this approach is the arbitrary selection of inversion level coefficients. This work does
not talk about sensitivity analysis for all possible mismatch.
3.4 Rossi et al., 2007
This paper [17] presents MOSFET only PTAT voltage generator driven by a constant inversion
level MOSFET current source. The analysis in this section is concentrated on the current gen-
erator. The schematic is the same shown in Figure 3.3. All the branches have same current.
Except M4 all transistors are working in saturation leading to the following equation:
S1if1 = S2if2 = S3if4 = S4(if4 − ir4). (3.7)
Since gate voltage of transistors M1 and M2 are same in Figure 3.1, therefore voltage at the
source of M2 is given as:









Since VG3=VG4 and VS3=VD4 it follows that F(if3)=F(ir4) and this implies:
if3 = ir4. (3.11)
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Combining Equation (3.8), (3.11) and (3.12) noting that VD4=VS2 results in the following relation:
F(if4)−F(ir4) = F(if1)−F(if2). (3.13)
Equation (3.7) and Equation (3.13) completely determine all the inversion levels, given the aspect
ratios of the transistors, therefore inversion coefficients are constant independent of temperature
and the branch currents are proportional to the sheet normalization current ISQ. Hence, the
source becomes MOS-only constant inversion level current source. It is important to note that
Equation (3.13) is valid even if M1 or M2 are not in weak inversion.
3.5 Luong et al., 2014
The literature review in context of this thesis [18] discusses the current source as shown in Figure
3.3 designed for providing bias current to the voltage reference circuit.
This work does not analyze the trade off between constant inversion level current sensitivity with
respect to circuit parameters and area and does not discusses the effect of variation of parameters
on the current reference circuit. There is a mismatch between simulated and measured values
that motivates the work done in this thesis. The current source was designed for 0.6 nA in each
branch but measured values ranged from 0.33 nA to 0.53 nA in five samples.
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Chapter 4
Sensitivity and Mismatch Analysis
This chapter presents an in depth sensitivity analysis of the current reference circuit presented
in [4]. All parameter fluctuations in the equations are considered.
The first section concentrates on developing a model to analyze the effect of random mismatches
in current reference circuit. Section 4.1 presents the equations for all sensitivities. The most
important sensitivities are then plotted over a wide range in the design space and finally existing
designs from the literature are analyzed using the proposed model.
4.1 Notation and Equation Formulation






CHAPTER 4. SENSITIVITY AND MISMATCH ANALYSIS 4.1. NOTATION AND EQUATION FORMULATION
Figure 4.1: Current Source Circuit
For this current source circuit to work following equation [14], [19] must be satisfied:
1
k2































Combining Equation (3.13), (4.2), (4.3) and (4.4) leads to the following error function that only
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For calculation of sensitivity with respect to K, M , k1 and R threshold voltages, slope factors are
considered to be perfectly matched. The sensitivity with respect to threshold voltage mismatch
is calculated by assuming that rest all parameters are perfectly matched. Similar is true for slope
factor mismatch where we consider that parameters K, M , k1, R are perfectly matched with no
difference between the threshold voltages.
4.2 Mismatch Analysis
This section takes into consideration all the possible mismatch due to terms in the equations that
can occur in this current reference circuit. The sensitivities are derived by taking into account
one mismatch at a time.
All sensitivities are measured in %/% except sensitivity with respect to ∆Vth which has %/mV
as its unit. F ′ is defined as:
F ′ = ∂F(if )
∂if
. (4.7)
4.2.1 Sensitivity with respect to K
The following equation studies the effect of change in K on the inversion level of if2.




























4.2.2 Sensitivity with respect to M






Dif2F ′(MDif2)− if2F ′(Mif2). (4.10)
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4.2.3 Sensitivity with respect to k1



































4.2.4 Sensitivity with respect to R































4.2.5 Sensitivity with respect to sheet normalisation current
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4.2.6 Sensitivity with respect to threshold voltage mismatch between transistor M1
and M2






The following equation studies the effect of change in Vth12 on the inversion level of if2.
















4.2.7 Sensitivity with respect to threshold voltage mismatch between Transistor
M3 and M4
Following an analysis similar to Section 4.2.6 but the derivative of Equation (4.5) with respect







The following equation studies the effect of change in Vth on the inversion level of if2. The
















Since slope factor of M1, M2, M3 and M4 are same and thermal voltage is same for all the
transistors therefore only one sensitivity due threshold voltage mismatch is calculated.
4.2.8 Sensitivity with respect to slope factor mismatch between M1 and M2





The following equation studies the effect of change in n1
n2
on the inversion level of if2.
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4.2.9 Sensitivity with respect to slope factor Mismatch of Transistor M3 and M4







The following equation studies the effect of change in n4
n3
on the inversion level of if2. The


























4.3 Area Figure of Merit (AFM)
The Area Figure of Merit (AFM) is intended to compare the area requirements of a design:
AFM ∝ Wu × Lu ×Nu, (4.27)
where Wu × Lu is the gate area of a unit transistor and Nu is the total number of unit transistors
in the design. Assuming Wu is constant equal to the minimum allowable for a given matching
requirement, AFM is proportional to length (Lu) of unit transistor times the number of unit
transistors (Nu):
AFM ∝ Lu ×Nu. (4.28)
The AFM is valid by assuming one unit transistor is used for transistor M1. This is a reasonable
choice if the current source is expected to produce a very low current in order of few nA or less.
It is important to note that AFM only consider the area of N-MOSFET’s. Lu is given in terms
of width (Wu), inversion level (if1) of transistor M1, current ID1 flowing into transistor M1 and




∝ if1 = Kif2. (4.29)
Nu is calculated from the design parameters as follows:
M1 = 1. (4.30)
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× (D − 1)× M
K
. (4.33)
Nu = M1 +M2 +M3 +M4. (4.34)
M1 and M2 require higher width over length ratio [16] as they are in weak inversion and hence
they will be implemented as parallel association of unit transistors. On the contrary M3 and M4
are implemented as series association of unit transistors as they are working in moderate or in
strong inversion.
4.4 Exploration of Design Space
This section interpret sensitivities graphically. Since 4D plots are not possible, individual plots
for variation in K, M , D are shown for sensitivity. Following is the broad range for different
parameters in order to consider all possible values that can affect sensitivity:
1. D ε (2,12)
2. K ε (8,30)
3. M ε (40,600)
This paragraph explains the script A.1 that plot sensitivity graphs presented in this section.
For a given combination of K, M and D, Equation (4.5) is solved to obtain if2 using bisection
method and then graphs are plotted for all possible sensitivities presented in section 4.1. For
example, Figure 4.2 shows the lowest sensitivities for each value of K when D and M are allowed
to take any value in the considered range. Sensitivity plots do not include sensitivity respect to




K . Sensitivity with respect to k1 and k2
are not included in the graphs presented in this section because both of them are always less
than sensitivity with respect to R and K.
28
CHAPTER 4. SENSITIVITY AND MISMATCH ANALYSIS 4.4. EXPLORATION OF DESIGN SPACE
4.4.1 Effects of K
Figure 4.2: Effect of K on Sensitivities
The graph presented in this section show the best possible sensitivities for a given combina-





















but it has significant effect on minD,M(S
if2
∆Vth
). As expected, the greater K, the better.
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4.4.2 Effects of M
Figure 4.3: Effect of M on Sensitivities
The graph presented in this section show the best possible sensitivities for a given combina-























). Therefore as M increases, sensitivity decreases.
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4.4.3 Effects of D
Figure 4.4: Effect of D on Sensitivities
The graphs presented here show the best possible sensitivities for a given combination of M
and K for each value of D. A plot of Sensitivities versus D in Figure 4.4, plots maximum of
minimum sensitivity respect to R and K. The other plotted sensitivity is with respect to ∆Vth.
This suggest an initial rise in D, the sensitivities decreases but a rise in both the sensitivities
are observed afterwards as indicated by Figure 4.4, of Sensitivity versus D plot. For a given
sensitivity this plot suggest optimum D.
4.5 Random Mismatches
This section follows [20]. The standard deviation of the difference between the threshold voltages
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where
AV T (mV µm) ' tox(nm), (4.36)
is threshold mismatching coefficient. tox is oxide thickness. So it can be said that increase in
gate area (WL) can help in reducing threshold voltage mismatch.
The current factor difference ∆β (β=µC ′ox
W
L








Typical values of Aβ (change in the value is insignificant with technology scaling) ranges from
1% µm to 3% µm.
Assuming the transistors to be identical in terms of same source and gate voltages having un-




















The minimum mismatch occurs in strong inversion.
4.6 Analysis of Previous Designs
All the calculations presented in this section use the parameters extracted from the original work
with different unit transistors for each research article [1], [16], [18]. All of them have different
drain currents. Table (4.1) lists design parameters for three key references. Table (4.2) lists
the inversion level coefficient for transistors M1, M2, M3 and M4 for the three works done in
literature. if1 and if2 for [16] is an educated guess based on the assumption that M1 and M2 are
working in weak inversion and the reported gate area.
Table (4.3) list sensitivity evaluation for different parameters for three key references. The AFM
for Serra-Graells et al. is worse than the other two because of higher k1 and k2 however that
result in better sensitivity.
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Parameters Galeano et al. [1] Luong et al. [18] Serra-Graells et al. [16]
M 225 320 848
D 3.4 3.2 1.6
K 9 8 10
k1 1 1 5
k2 1 1 10
R 1.2 1.1 0.5
Table 4.1: Parameter Comparison of Literature Review
Inversion level Galeano et al. [1] Luong et al. [18] Serra-Graells et al. [16]
if1 0.144 0.086 0.9
if2 0.016 0.01 0.09
if3 3 3.2 76.34
if4 10.2 10.24 122.15
Table 4.2: Inversion Level of N-MOSFET
Sensitivity Galeano et al. [1] Luong et al. [18] Serra-Graells et al. [16]
S
if2




(%/%) 0.15 0.17 0.83
S
if2
K (%/%) 1.57 1.64 1.33
S
if2














(%/mV) 4.49 4.74 3.17
AFM 8.41 7.48 213.266
Table 4.3: Sensitivity Result Comparison of Literature Review
In Table 4.4, σR is standard deviation of variation in R calculated as:
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Standard deviation of changes in k1 is symbolised as σk1 given by Equation (4.38). Taking a clue
from Equation (4.2).
The standard deviation of product of two independent or uncorrelated variable is given as [21]:
σXY =
√
σ2X [E(Y )]2 + σ2Y [E(X)]2 + σ2Xσ2Y . (4.41)




σ2X + σ2Y + σ2Xσ2Y . (4.42)










where is σ12=max(σ(ISQ1S1), σ(ISQ2S2)).




















A similar expression for standard deviation of the difference between the threshold voltages of














is expected to be low because each transistor in the pair has the same
gate voltage. Since we do not have any way to analyse this, the corresponding sensitivity should
be kept not too high. Mismatch of k1, K and M for [16] cannot be estimated due to missing
data about PMOS mirror. Area of PMOS mirror are main contributor for higher σK and σM .
Table 4.5 presents the standard deviation in if2 due to each source of mismatch. The results in
this table suggest that K, M and Vth12 introduces greatest mismatch. All the three parameters
shall be improved by carefully designing PMOS current mirror. The sensitivity and standard
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Circuit Parameter Standard Deviation Galeano et al. [1] Luong et al. [18] Serra-Graells et al. [16]
σR (%) 0.05 0.14 0.58
σk1 (%) 9.7 7.85 n/a
σK (%) 9.72 7.94 n/a
σM (%) 10.14 7.87 n/a
σ∆Vth12 (mV) 2.5 1.52 1.42
σ∆Vth34 (mV) 1.42 0.24 0.8
Table 4.4: Circuit Parameter Standard Deviation
σ(if2)
if2
% Galeano et al. [1] Luong et al. [18] Serra-Graells et al. [16]
S
if2




× σk1 1.46 1.53 n/a
S
if2
K × σK 15.27 13.03 n/a
S
if2








× σ∆Vth34 6.38 1.14 2.54




deviation for ∆Vth are worst in case of [1], whereas in [18] sensitivity and standard deviation
for ∆Vth is less for M3, M4 compared with other designs but ∆Vth sensitivity and standard




This chapter explain proposed design methodology with design example. Results of the design
example is compared with [18]. Circuit simulation is also presented to verify proposed design
method.
5.1 Design Objective
The objective of the design is to re-design current source in [18] with identical or better perfor-
mance and less area. The current source is designed for a total current consumption of 1.8 nA in
AMS 0.35 µm technology with less than 70 unit transistors while consuming not more than 1518





The following steps shall be followed for an efficient current reference design. The design is
divided into three sections.
5.2.1 Sensitivity and Area Selection
Following five steps guide helps in selecting a good compromise between sensitivity and area.
1. Plan a good layout design of the current source. Select k1, k2, M and K based on the
layout plan.
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2. Sweep D to obtain promising sensitivity values and area with a reasonable compromise
between sensitivities and AFM.
3. Iterate step 1 and 2 until a satisfactory result is obtained.
4. Use integer number of unit transistors.
5. Recalculate if1, if2, if3, if4 and all the sensitivities.
5.2.2 Design of NMOS Section
NMOS shall be designed by following the three steps procedure:



















Find the maximum symbolized as σMAX .
3. Try reducing σMAX by increasing NMOS transistor gate area.
5.2.3 PMOS Mirror Design
PMOS current mirror plays vital role in mismatch analysis therefore careful design of PMOS





× σk1 6 σMAX .







× σk1 6 σMAX
Using step 2 minimum gate area for PMOS M7 in Figure 5.1 is obtained.
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× σk2 6 σMAX
This step derive the minimum gate area for M5 and M6 of Figure 5.1. The steps followed







Figure 5.1: Current Source Circuit
5.3.1 Sensitivity and Area Selection
Figure 5.2: Layout Plan
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1. Figure 5.2 depicts a common centroid layout. In the plan 4 M1 transistors in series-parallel






=14. Thus M2 surrounds M1 from all the directions. 6 M3
transistors in series surround 6 M2 transistors vertically. As shown in Figure 5.3, transistor
M1 is connected in a series-parallel combination making it a single unit transistor to reduce
σK presented by Equation (4.43) and σVth12 presented by Equation (4.45). M2 is connected
as a parallel association of unit transistors due to weak inversion level as it require higher
aspect ratio. However M3 and M4 are in moderate inversion therefore they are connected
as series association of unit transistors due to the requirement of low aspect ratio. S2
S3
is selected as 84 but k1=1 makes it very small leading to higher sensitivity values. To
accomplish a better trade-off between sensitivity and area, selected k1, k2, M and K are
shown in Table 5.1. k1 is selected as 8 so that PMOS mirror units have branches in parallel.
A higher value of k1 results in reduced sensitivity. k2 is kept as 1 since higher k2 causes
increment in AFM. The value of K is selected as 14 for common centroid layout and to
lower sensitivities. Assuming same sheet normalisation current, S2
S3
, k1 and using Equation
(4.3) higher M as 672 is achieved, therefore helping in reduction of sensitivities. The branch
of M1 and M2 generates 0.18 nA of current while 1.44 nA (8 × 0.18 nA) of current is fed
to the branch of M3. Therefore total current is 1.8 nA.
Figure 5.3: Series-Parallel Combination for M1
2. A sweep ofD was performed. HigherD increases all sensitivities but reduces area. Therefore
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a trade-off between area and sensitivity must be done. So D is selected as 5.125 for a
promising sensitivity and area trade-off.
Figure 5.4: Sensitivity Graph of this Work
Figure 5.5: Effect of D on Area Figure of Merit (AFM)
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Figure 5.4 and 5.5 follows A.2.
3. Layout plan in step 1 is proposed after few iterations.
4. Units in M1 and M2 are now calculated to 4 and 14 respectively while 6 and 21.85 unit
transistors are used by M3 and M4 respectively. However M4 is rounded up to 22 causing
a little change in sensitivity and area but goes better with layout as shown in Figure 5.6.
Figure 5.6: Layout Plan including M4
5. Inversion level coefficients and all sensitivity values are verified as shown in Tables 5.2, 5.3.
According to Table 5.2 M3 has a very low inversion level that is close to weak inversion.
Table 5.1 show the value of parameters compared to [18].





Table 5.1: Parameters used in this Work





Table 5.2: Inversion Level Coefficients of N-MOSFET’s
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Table 5.3: Sensitivity and AFM Values of Design Example
5.3.2 Design of NMOS Section
Circuit Parameter Standard Deviation This Work Luong et al. [18]
σR % 0.3 0.14
σKNMOS % 0.37 0.43
σMNMOS % 0.30 0.15
σ∆Vth12 mV 0.94 1.08
σ∆Vth34 mV 0.77 0.34
Table 5.4: Standard Deviation of Circuit Parameters
1. The design of NMOS section starts by calculating unit transistor size for inversion levels,






) is size of transistor M1. This is taken as the dimension of unit transistor.
Hence all the transistors are multiple of this unit transistor.
2. From all the available data number of unit transistors is calculated to be 46.
3. From Table 5.5 maximum standard deviation (σMAX) is 3.81 %.
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5.3.3 PMOS Mirror Design
σif2
if2
% This Work Luong et al. [18]
S
if2
R × σR 0.68 0.34
S
if2
K × σKNMOS 0.52 0.72
S
if2








× σ∆Vth34 3.15 1.62




1. From Table 5.5 the maximum standard deviation (σMAX) is 3.81 %, therefore mismatch in
the current source shall not be greater than 3.81 %. Mathematically, S
if2
M × σk1 6 3.81 %.
2. Following step 2 of PMOS mirror design in Section 5.2.3. Solving for gate area of M7 in
Figure 5.1 using Equation (4.38) and σMAX from Table 5.5 results in 20 µm
2 of minimum
gate area for M7.
3. A similar analysis for M5 and M6 shown in Figure 5.1 results in minimum gate area of 66.08
µm2 for less than or equal to 3.81 % of σMAX .
Figure 5.7: Layout Plan for PMOS Mirror
However gate area for PMOS mirror M5, M6 and M7 in Figure 5.1 is selected as 80, 80 and
40 µm2 respectively to achieve a mismatch of less than 3.81 %. This will ensure that greatest





. For good matching, width is selected to be 1 µm and for increasing the output resistance
of PMOS mirror, the length is selected to be 20 µm. Figure 5.7 show centroid layout plan for
PMOS Mirror.
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The results shown in Table 5.3 suggest a huge reduction in area and a similar sensitivity per-











, NMOS gate area, PMOS gate area and total current for all the designs. This table
gives an idea that the design example has less worst standard deviation due to better PMOS










. Area figure of merit (AFM) is
not the same as aspect ratio. Aspect ratio of a transistor is represented by width over length but
AFM is a factor given in terms of number of unit transistors, minimum allowed width and length
of unit transistor which is proportional to K × if2. The Table 5.6 compares the design discussed
in the literature review with this work suggesting a trade-off between area and total current.
Therefore circuit with large current consumes less area and vice-versa. Since Serra-Graells et al.




% NMOS Area (µm2) PMOS Area (µm2) Total Current (nA)
Galeano et al. [1] 15.27 8920 192 1.2
Luong et al. [18] 13.03 1494 24 1.8
This Work 3.81 753.48 200 1.8




























Table 5.7: Design Summary
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Table 5.7 outline the details of size, number of units and configuration of all the transistors.
.
5.4 Design Verification
Figure 5.8: Output Current as a Function of Supply Voltage
Figure 5.8 shows the simulation for the circuit with the parameters discussed in the previous
section. The current source is designed for the current flowing in the drain of M1 to 0.18
nA. Channel length modulation causes deviation of current as shown in Figure 5.8 and can be
improved by employing cascode current mirror and cascode transistors to equalize VDS in M1
and M2 [18].
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Table 5.8: Theoretical Vs Simulated Sensitivity Comparison
However Table 5.8 compares theoretical and simulated sensitivity that clearly verify the de-
veloped theory. To estimate sensitivities, simulations with ∆Vth set to 1 mV and other parameters
incremented by 1 % were performed.
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Conclusion and Future Research Work
6.1 Conclusion
Effects of process parameter variations and device mismatch in the current reference circuit
proposed in [4] was studied and a novel design methodology for reducing these effects and area
of the current source is developed. This developed method is verified by simulations.
The following conclusions are drawn:
1. The sensitivities are mainly dependent on three variables namely K, M and D. Rise in K
and M causes reduction of sensitivities with respect to different parameters but increases
area. On the other hand, higher sensitivity with reduced area is achieved with a higher
value of D.
2. PMOS current mirror gains k1 and k2 also impact sensitivity and area. Efficient PMOS
current mirror design is important to reduce mismatch.
3. Slope factor sensitivity may cause inaccuracies in this type of current reference circuits.
Slope factor mismatch can not be accounted due to lack of method and should be further
studied.
4. The results presented in this thesis show that it is possible to achieve current sources
with accurate inversion levels. The presented example has a standard deviation of 3.81%.
By relaxing area and current consumption conditions even lower standard deviations are
possible.
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6.2 Future Research
1. The experimental verification of the designed circuit is an important future research consid-
eration to validate the results obtained in theory and simulation. A test chip implementing
the current source design should also include a circuit to experimentally extract the ACM
parameters and thus allow the extraction of the actual inversion levels in current source.
2. Since Slope factor mismatch sensitivity can be quite large in this type of current source,
a way to estimate the uncertainty in slope factor should be considered by the researchers
interested in taking this work ahead.
3. Sensitivity of inversion level of M2 respect to threshold voltage ( S
if2
∆Vth
(%/mV)) is still very
high. Therefore, reducing it further keeping low area and all possible sensitivities within
acceptable limit is a good future research consideration.
4. Although standard deviation less than 3.81% can be achieved with large area and high
current consumption. Developing a method that gives lower standard deviation for low
current consumption with low area can be considered for future research.
5. This study can be expanded to study and analyse the effects of process parameter variations
and device mismatch in the symmetric version of current reference circuit proposed in [1].





A.1 Python Script to Plot Sensitivities respect to K, M , D
#!/usr/bin/python
from __future__ import print_function
import numpy as np
from scipy.optimize import bisect
import matplotlib.pyplot as plt
def fifr(i):
"""
F(i_f(r)) from ACM model
"""
sqi1 = np.sqrt(1. + i)
return sqi1 - 2. + np.log(sqi1 - 1.)
def dfifr(i):
"""
dF(i_f)/di_f from ACM model
"""
sqi1 = np.sqrt(1. + i)





return fifr(if2) + fifr(M * D * if2) \





return dfifr(if2) + M * D * dfifr(M * D * if2) \
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- M * dfifr(M * if2) - K * dfifr(K * if2)
# (Not needed)
def dFdM(if2):
return if2 * (D * dfifr(M * D * if2) - dfifr(M * if2))
def dFdD(if2):
return M * if2 * dfifr(M * D * if2)
def dFdK(if2):
return - if2 * dfifr(K * if2)
# k1, k2 not needed but assumed to be 1 for area estimation
k1 = 1.
k2 = 1.




Kv = np.arange(8., 30., 1.)
Mv = np.arange(40., 600., 20.)




if2T = np.ones((nk,nm,nd)) * np.nan
sensT = np.ones_like(if2T) * np.nan
sensVthT = np.ones_like(if2T) * np.nan
afmT = np.ones_like(if2T) * np.nan
for i in range(nk):
K = Kv[i]
for j in range(nm):
M = Mv[j]
for k in range (nd):
D = Dv[k]
# Calculate zero of F(if2)
try:
if2 = bisect(f = F, a = 1e-5, b = 200.)
# Sensitivities
dfi = Fp(if2) * if2
sensK = abs(K * dFdK(if2) / dfi)
sensS34 = abs((D-1) * dFdD(if2) / dfi)
# Area figure of merit
n2 = K/k2
n3 = k2/k1 * M/K
n4 = k2/(k1+1) * (D-1)*M/K




sensT[i,j,k] = max(sensK, sensS34)
except:
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pass
#if2T[i,j,k] = 0.
# sensT[i,j,k] = 100.








print("sens. Delta_Vth:", sensVthT[idx], "%/mV")
print("Area figure of merit: ", afmT[idx])
print("K =", K, "M =", M, "D =", D)
# Area
nNMOS = K/k2 + 1. + M/k1 + (D-1)*M/(k1+1)
nPMOS = k1 + k2 + 1
print("Number of NMOS = ", nNMOS)
print("Number of PMOS = ", nPMOS)










i1 = np.unravel_index(np.nanargmin(sensT[i,:,:]), (nm,nd))
afmSv[i] = afmT[i,i1[0],i1[1]]






plt.plot(Kv,sVthmin,label=r’$min_{D,M}(S_{\Delta {V_{th}}}^{i_{f2}}$) ($\%$/mV)’,linewidth=2) # Unit: %/V
plt.xlabel(r’$K$ $\longrightarrow$’, {’fontsize’: 20})






plt.ylabel(r’Area Figure of Merit (AFM) $\longrightarrow$’, {’fontsize’: 20})
plt.plot(Kv,afmSv,label=r’AFM $\left(\mathrm{max} \left(S_{R}^{i_{f2}},S_{K}^{i_{f2}}\right)\right)$’,linewidth=2.5)
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i1 = np.unravel_index(np.nanargmin(sensT[:,j,:]), (nk,nd))
afmSv[j] = afmT[i1[0],j,i1[1]]
i1 = np.unravel_index(np.nanargmin(sensVthT[:,j,:]), (nk,nd))
afmVv[j] = afmT[i1[0],j,i1[1]]
plt.figure()
plt.xlabel(r’$M$ $\longrightarrow$’, {’fontsize’: 20})









plt.xlabel(r’M $\longrightarrow$’, {’fontsize’: 20})















i1 = np.unravel_index(np.nanargmin(sensT[:,:,k]), (nk,nm))
afmSv[k] = afmT[i1[0],i1[1],k]
i1 = np.unravel_index(np.nanargmin(sensVthT[:,:,k]), (nk,nm))
afmVv[k] = afmT[i1[0],i1[1],k]
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plt.figure()
plt.xlabel(r’$D$$\longrightarrow$’, {’fontsize’: 20})
















A.2 Python Script to Plot Sensitivities and AFM
from __future__ import print_function
import numpy as np
from scipy.optimize import bisect
import matplotlib.pyplot as plt
def fifr(i):
"""
F(i_f(r)) from ACM model
"""
sqi1 = np.sqrt(1. + i)
return sqi1 - 2. + np.log(sqi1 - 1.)
def dfifr(i):
"""
dF(i_f)/di_f from ACM model
"""
sqi1 = np.sqrt(1. + i)





return fifr(if2) + fifr(M * D * if2) \
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"""
return dfifr(if2) + M * D * dfifr(M * D * if2) \
- M * dfifr(M * if2) - K * dfifr(K * if2)
def dFdM(if2):
return if2 * (D * dfifr(M * D * if2) - dfifr(M * if2))
def dFdD(if2):
return M * if2 * dfifr(M * D * if2)
def dFdK(if2):
return - if2 * dfifr(K * if2)
def k1dFdk1(if2):
return M * dFdM(if2) - S34 * dFdD(if2) / k1





# Main parameters for circuit
K = k2 * S2oS1
M = k1 * S2oS3
D = 0. # to be determined
Dv = np.arange(1.4, 10., .2)
nd = len(Dv)
if2v = np.ones((nd)) * np.nan
sensKv = np.ones_like(if2v) * np.nan
sensS34v = np.ones_like(if2v) * np.nan
sensMv = np.ones_like(if2v) * np.nan
sensk1v = np.ones_like(if2v) * np.nan
sensv = np.ones_like(if2v) * np.nan
sensVthv = np.ones_like(if2v) * np.nan
afmv = np.ones_like(if2v) * np.nan




# Calculate zero of F(if2)
try:
if2 = bisect(f = F, a = 1e-5, b = 200.)
# Sensitivities
dfi = Fp(if2) * if2
sensKv[k] = abs(K * dFdK(if2) / dfi)
sensS34v[k] = abs((D-1) * dFdD(if2) / dfi)
sensMv[k] = abs(M * dFdM(if2) / dfi)




sensv[k] = max(sensKv[k], sensS34v[k])
print("if2",if2v[k])
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# AFM
n2 = (2*K/k2)
n3 = k2/(2*k1) * M/K
n4 = k2/(2*(k1+1)) * (D-1)*M/K
afmv[k] = (1 +n2 + n3 + n4) * K * if2
except:
pass
# Max Sensitivity respect to n1/n2 or n4/n3 (assumes sensVthv = 1/dfi)
# (Needs more revision to verify correctness)
sensn1n2v = sensVthv.copy()
for k in range(nd):
f = max(abs(fifr(K*if2v[k])), abs(fifr(D*M*if2v[k])))
sensn1n2v[k] *= f
sensn1n2v = abs(sensn1n2v)
# Sensitivity respect to Delta_Vth (assumes n=1.3)
sensVthv *= 100./1.3/26.
# Plot sensitivity respect to D
plt.figure()
plt.xlabel(r’$\mathbf{D} \longrightarrow$’, {’fontsize’: 20})















plt.ylabel(r’Area Figure of Merit (AFM) $\longrightarrow$’, {’fontsize’: 15})





print("K =", K, "M =", M, "k1 = ", k1, "k2 = ", k2)
print("-------------------------------------------------------------")
print("Best S mismatch sensitivity:", np.nanmin(sensv))
idx = np.nanargmin(sensv)
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if2 = if2v[idx]
print("if2 =", if2)
print("if1 = ", K*if2)
print("if3 = ", M*if2)
print("if4 = ", M*D*if2)





print("n1/n2 sensitivity:", ( (1/dfi) *abs(fifr(K*if2v))[idx]))




n3 = k2/k1 * M/K
n4 = k2/(k1+1) * (D-1)*M/K
nNMOS = 1 + n2 + n3 + n4
nPMOS = k1 + k2 + 1
print("S3/S4 = ", S3oS4)
print("Units in M1: 1, M2: {} (p), M3: {} (s), M4: {} (s)".format(n2, n3, n4))
print("Number of NMOS = ", nNMOS)
print("Number of PMOS = ", nPMOS)
print("-------------------------------------------------------------")
idx = np.nanargmin(sensVthv)
print("S mistmach sensitivity (best Vth mismatch):", sensv[idx])





print("if1 = ", K*if2)
print("if3 = ", M*if2)
print("if4 = ", M*D*if2)





print("n1/n2 sensitivity:", ( (1/dfi) *abs(fifr(K*if2v))[idx]))
print("n4/n3 sensitivity:", ( (1/dfi)* abs(fifr(D*M*if2v))[idx]))
# Sensitivity respect to Delta_Vth (assumes n=1.3)




n3 = k2/k1 * M/K
n4 = k2/(k1+1) * (D-1)*M/K
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nNMOS = 1 + n2 + n3 + n4
nPMOS = k1 + k2 + 1
print("S3/S4 = ", S3oS4)
print("Units in M1: 1, M2: {} (p), M3: {} (s), M4: {} (s)".format(n2, n3, n4))
print("Number of NMOS = ", nNMOS)
print("Number of PMOS = ", nPMOS)




for k in range(nd):
if f1:
if sensn1n2v[k] < sn1n2max:
f1 = False
else:






print("Maximum accepetable s. respect n1/n2, n4/n3:", sn1n2max)
print("S mistmach sensitivity (highest acceptable D):", sensv[idx])





print("if1 = ", K*if2)
print("if3 = ", M*if2)
print("if4 = ", M*D*if2)
# Sensitivity respect to Delta_Vth (assumes n=1.3)





print("n1/n2 sensitivity:", ( (1/dfi) *abs(fifr(K*if2v))[idx]))




n3 = k2/k1 * M/K
n4 = k2/(k1+1) * (D-1)*M/K
nNMOS = 1 + n2 + n3 + n4
nPMOS = k1 + k2 + 1
print("S3/S4 = ", S3oS4)
print("Units in M1: 1, M2: {} (p), M3: {} (s), M4: {} (s)".format(n2, n3, n4))
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print("Number of NMOS = ", nNMOS)
print("Number of PMOS = ", nPMOS)
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